



F16. 18








Datapath of core0, core1, core3, core7


THE THE WAS IN THE THE THE


The Hall dies had been form












F161. 8A

The state of the s

Atty. Docket No.: 22682-06189



F16. 8B

Atty. Docket No.: 22682-06189


42 38. Data Port C: DCT/IDCT Addrl Data Port A: 36 Data Port B: **DRAM Data** мес аптау Data Streamer 22/24 MEC SRAM 36 8175 RESIDUAL 60 BLOCK Addr0 66 68 MEC SRAM Controller STREAM BUFFER Y-instruction Controller End Column Processor 62 (CHCHE) 5X20 DMA CHI MEC array (Channel 1) 26 672 Instruction X-instruction Confroller XRISC RAM 74. Controller 64 20 COLUMN GUT [15:0]


FIG. 9

MOTION VECTOR

827 92 7 J 2 5 6 updown updown updown updown updown comer comer p_cell column column p_cell p_cell p_cell p_cell p_cell TO/FROM p_cell p_cell p_cell column p_cell SRAP! 60 84 80 p_cell | p_cell p_cell p_cell column p_cell io p_cell p_cell p_cell p_cell column p_cell io 5 88 p_cell p_cell p_cell p_cell p_cell column 20 4 TO COLUMN PROCESSOR 74 p_cell p_cell p_cell p_cell p_cell column io 21 1 updown updown updown updown updown corner corner 2 Z (90 82 **Q**6 66

FIG. 10





F16.11B